

Folding ADC for Multi-bit $\Delta\Sigma$ AD Modulator

Xiongyan Li, T. Feng, L. Nengvang, S. Katayama, J. Wei
H. Lin, A. Kuwana, H. Kobayashi
K. Nagamuma, K. Sasai, J. Saito

Gunma University
Alps Alpine Co., Ltd.



OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions


OUTLINE

- Research Background and Objective
- Introduction to ADC
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions

Research Background

- Rapid development of digital electronics technology
- A natural signal is analog

➔ **ADC is important as their interface**



Research Objective

Objective:

Development of
fast, small circuit, low power
5-bit or 6-bit CMOS ADC architecture
for multi-bit $\Delta\Sigma$ AD modulator

Our Approach:

Folding ADC architecture
+
CMOS nonlinear switched capacitor circuit


OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions

OUTLINE








- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- Conclusions

3-bit Flash ADC Configuration




3-bit Flash ADC Operation

In case $V_{in} = 4.5\text{ V}$




3-bit Flash ADC Operation


In case $V_{in} = 4.5\text{ V}$



Redundant



Working effectively



Redundant

Features of Flash ADC

- Fastest ADC

- Large hardware


N-bit Flash ADC

⇒ $2^N - 1$ comparators

3-bit (N=3) case

⇒ 7 comparators

- In actual implementation, N is limited up-to 7-bit.



OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - **Current-Domain Folding ADC**
- Proposed Charge-Domain Folding ADC
- Conclusions

Features of Folding ADC



- Fastest ADC
- Usage of **analog encoding circuit**
 - ⇒ Remove “**redundancy of flash ADC**”
- **Small** hardware
 - N-bit folding ADC ⇒ **N** comparators
 - 3-bit (N=3) case ⇒ **3** comparators
 - No need for digital encoder

Gray Code

- Frank Gray at Bell Lab invented **Gray code** in 1947.
- Robust code compared to binary code.
- Often used in ADC.



FRANK GRAY and A. L. Johnsrud in television booth. Behind the glass panels at sides and top are the photo-electric cells.




Gray code: The distance between adjacent signs before and after is always 1

Binary Code versus Gray Code

Decimal numbers	Binary Code	Gray Code
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000





Gray Code Output ADC

Gray code output with respect to analog input V_{in}




Current-Mode Analog Encoder for G3, G2

SPICE simulation result




→
Analog input V_{in}


Current-Mode Analog Encoder for G3, G2




Only one comparator for each G3, G2



Current-Mode Analog Encoder for G1




SPICE simulation result



Analog input V_{in}


Current-Mode Analog Encoder for G1



Analog encoder


Only one comparator for G1

Current-Mode Analog Encoder for G1



Gray code analog encoder

⇒ Cross-coupling of NMOS pairs



Features of Analog Encoder

Current-mode analog encoder

- Effective for hardware reduction
- Suitable for bipolar circuit,
thanks to its high current drivability
- Not suitable for CMOS circuit
(operation is slow)
due to its low current drivability

OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- **Proposed Charge-Domain Folding ADC**
- Conclusions

Consideration of CMOS Folding ADC

- CMOS circuit advantages

- MOS switch usage

- Preamplifier saturation characteristics usage




- Nonlinear switched capacitor folding circuit with CMOS





- Avoid CMOS low current drivability

Charge-Domain Folding ADC




Preamplifiers + Distributed T/H circuits + Switches


Charge-Domain Folding ADC




Charge-Domain Folding ADC




Charge-Domain Folding ADC Circuit Amount



G2 uses
1 comparator, and
9 preamplifiers





G1 uses
1 comparator, and
17 preamplifiers




G0 uses
1 comparator, and
33 preamplifiers



Operation of Charge-Domain Folding ADC for G5



SPICE simulation result



Operation of Charge-Domain Folding ADC for G4



Distributed T/H circuit


+

Switches



Small overhead
for analog folding



G4




Analog input V_{in}

SPICE simulation result

Operation of Charge-Domain Folding ADC for G3




Operation of Charge-Domain Folding ADC for G3




Very small overhead
for analog encoding

SPICE simulation result




Analog input V_{in}

Explanation of Analog Encoding




Alternative connection
of each preamplifier +, - outputs




Explanation of analog encoding for G3 generation.



Operation of Charge-Domain Folding ADC for G2





SPICE simulation result





Operation of Charge-Domain Folding ADC for G2



Operation of Charge-Domain Folding ADC for G1



Operation of Charge-Domain Folding ADC for G1




SPICE simulation result

G1

Analog input V_{in}


Preamplifier Circuit

Designed preamplifier circuit



SPICE simulation results


$V_{out+} - V_{out-}$



→
Analog input $V_{in+} - V_{in-}$


Preamplifier Circuit (Saturation)

Designed preamplifier circuit



SPICE simulation results




$V_{out+} - V_{out-}$






Analog input $V_{in+} - V_{in-}$

Use saturation (nonlinearity) for charge-domain folding circuit

Preamplifier Circuit Gain vs Parameters (1)



Preamplifier Circuit Gain vs Parameters (2)



Comparison with Flash ADC

6bit case

Flash ADC



- 63 preamplifiers
- 63 comparators
- Digital encoder

Charge-Domain Folding ADC



- 68 preamplifiers
- 6 comparators
- Switched capacitor array



- Small chip area
- Low power

Significant improvement of ADC Figure of Merit (FOM)

Killer Application

Charge domain folding ADC

Advantage: High speed, low power, small chip area

Disadvantage: ADC nonlinearity due to device mismatch


Proposed killer application

Usage inside multi-bit $\Delta\Sigma$ ADC

Currently, 3-bit flash ADC is used.

6-bit folding ADC can be used.

Its nonlinearity is noise-shaped inside the modulator.



Extended Leslie-Singh
Architecture

OUTLINE

- Research Background and Objective
- Conventional High-Speed ADCs
 - Flash ADC
 - Current-Domain Folding ADC
- Proposed Charge-Domain Folding ADC
- **Conclusions**

Conclusion

Charge-domain folding ADC is proposed.

- Significant hardware reduction
 - For N-bit, only N comparators
 - No need for digital encoder
- Suitable for CMOS implementation
 - ⇒ Usage of MOS switch & capacitor
- Basic circuit topology, operation and SPICE simulation results are shown.

Think of a difficult problem
in small pieces.

Thank you very much



René Descartes
1596-1650

ALPSALPINE

Perfecting the Art of Electronics



群馬大学
GUNMA UNIVERSITY



Kobayashi
Laboratory

