

Segmented DAC Unit Cell Selection Algorithm and Layout/Routing Based on Euler's Knight Tour

Dan Yao, X. Bai, A. Kuwana, K. Kawauchi,

M. Higashino, H. Kobayashi

A. Suzuki, S. Yamada, T. Kato, N. Ono,

K. Miura, K. Hirai, R. Kitakoga



Gunma University

Jedat Inc.

Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion


Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion

Research Objective

Objective

- Digital-to-analog converter (DAC) is a key component in modern ULSIs
- Development of a **highly linear** DAC



Our Approach


- DAC layout technique
to cancel systematic mismatch effects → Better linearity
among unit current cells.
- Layout based on
Euler's Knight Tour and Magic Squares

New!!

Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion

Segment-type DAC Configuration



✓ Binary (Lower bits)

- Small circuit
- Large glitch
- Large mismatch effect & nonlinearity

✓ Unary (Upper bits)

- Large circuit
- Small glitch
- Small mismatch effect & modest nonlinearity

Segmented DAC

Focus !!

Segment-type DAC (7-bit case)

ex.1



digital input = 4

$$(0000100) \rightarrow V_{out} = 4IR_F$$

ex.2

digital input = 12



$$(0001100) \rightarrow V_{out} = 12IR_F$$



Unary DAC Current Cells Layout

✓ 7bit DAC

$$(0001100) \rightarrow V_{out} = 12IR_F$$




2D array of
unit current cells (8I)

Regular layout

Unary DAC Features

- Identical current sources
- Small glitch
- Inherent monotonicity

- Large circuits
 - Decoder
 - Many switches and current sources



Variations ($e_{16}, \dots e_2, e_1$)
among current sources





DAC nonlinearity

$8I$	$8I$	$8I$
$+e_{16}$	$+e_2$	$+e_1$

Problem of Regular Layout

Error e depends on place
 → Systematic variation

$$\begin{aligned} V(0) &= 0 \\ V(1) &= 8l + e_1 \\ V(2) &= 16l + e_1 + e_2 \\ V(3) &= 32l + e_1 + e_2 + e_3 \\ &\vdots \end{aligned}$$



2D array of
unit current cells (8l)
 Regular layout


Cell Layout and Systematic Mismatch

- In modern ULSIs, systematic mismatches exist.
- Changing the unit cell layout order

Cancellation of


 systematic mismatch effects

- Magic square and Euler's Knight Tour algorithms



Linear error

Quadratic error



Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion

Variation in Circuit Element Characteristics

◆ Systematic variations

- ✓ Voltage drop
- ✓ Thickness of oxide film
- ✓ Doping
- ✓ Mechanical stress
- ✓ Temperature distribution
- ✓ In wafer plane

}



**Linear
error**

{

**Quadratic
error**



Joint Error (Sum of both)



Systematic Variation Model

Linear Error



$$\varepsilon_l(x, y) = g_l * \cos \theta * x + g_l * \sin \theta * y$$

Quadratic Error

$$\varepsilon_q(x, y) = g_q * (x^2 + y^2) - a_0$$

Joint Errors

$$\varepsilon_j(x, y) = \varepsilon_l(x, y) + \varepsilon_q(x, y)$$





Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion

10	5	3	16
15	4	6	9
8	11	13	2
1	14	12	7

What is Magic Square ?

- Origin from Chinese academia
- “Constant sum” characteristics
- Varieties of magic squares



Constant Sum
Row, Column, Diagonal



Good balance



16*16 Magic Square

256	2	3	253	252	6	7	249	248	10	11	245	244	14	15	241
17	239	238	20	21	235	234	24	25	231	230	28	29	227	226	32
33	223	222	36	37	219	218	40	41	215	214	44	45	211	210	48
208	50	51	205	204	54	55	201	200	58	59	197	196	62	63	193
192	66	67	189	188	70	71	185	184	74	75	181	180	78	79	177
81	175	174	84	85	171	170	88	89	167	166	92	93	163	162	96
97	159	158	100	101	155	154	104	105	151	150	108	109	147	146	112
144	114	115	141	140	118	119	137	136	122	123	133	132	126	127	129
128	130	131	125	124	134	135	121	120	138	139	117	116	142	143	113
145	111	110	148	149	107	106	152	153	103	102	156	157	99	98	160
161	95	94	164	165	91	90	168	169	87	86	172	173	83	82	176
80	178	179	77	76	182	183	73	72	186	187	69	68	190	191	65
64	194	195	61	60	198	199	57	56	202	203	53	52	206	207	49
209	47	46	212	213	43	42	216	217	39	38	220	221	35	34	224
225	31	30	228	229	27	26	232	233	23	22	236	237	19	18	240
6	242	243	13	12	246	247	9	8	250	251	5	4	254	255	1

2056

2056

Constant Sum: Row, Column, Diagonal =2056

Contents


- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion



Harry Potter


What is Knight Tour ?

Chess



15	62	19	34	1	50	31	46
18	35	16	63	32	47	2	49
61	14	33	20	51	4	45	30
36	17	60	13	64	29	48	3
11	58	21	40	5	54	27	44
22	37	12	59	28	41	6	53
57	10	39	24	55	8	43	26
38	23	56	9	42	25	54	7

Knight



What is Euler's Knight Tour ?




- Found by Leonhard Euler
- Magic square + Knight tour

1	48	31	50	33	16	63	18
30	51	46	3	62	19	14	35
47	2	49	32	15	34	17	64
52	29	4	45	20	61	36	13
5	44	25	56	9	40	21	60
28	53	8	41	24	57	12	37
43	6	55	26	39	10	59	22
54	27	42	7	58	23	38	11

260 260


8x8 Euler's Knight Tour

16x16 Euler's Knight Tour




DAC Simulation Results (1)


- Randomize error e by magic square / knight tour layout.
- Linear gradient e case
- DAC integral non-linearity (INL)




DAC Simulation Results (2)



Regular



Magic square



Euler's Knight Tour

SFDR: Spurious Free Dynamic Range

Regular: 14.8 dB

⇒ Third

Magic square: 15.4 dB

⇒ Second


Knight tour : 31.0 dB

⇒ Best


Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion

Unary DAC Floor Plan




8bit Unary DAC Layout and Routing




Regular

- 8-bit (16x16) unit cell
2D layout and routing are feasible
for magic square and
Euler's knight tour algorithms



Magic square



Euler's Knight Tour

Contents

- Research Objective
- Segment-type DAC
- Circuit Element Characteristic Variation
- Proposed Layout Method
 - Magic Square
 - Euler's Knight Tour
- Trial Layout and Routing
- Conclusion

Conclusion

- Unary DAC linearity improvement
 - Systematic mismatch effects cancellation
 - Unit cell layout algorithm
based on **Magic Square and Euler's Knight Tour**
- Validation by DAC Simulation
 - INL improvement
 - SFDR improvement
- Feasibility of layout and routing



Magic Squares by
French Mathematician
Bernard Frénicle de Bessy

TABLE GENERALE DES QUARREZ DE QUATRE.																			
3	8	12	1	3	11	5	1	13	8	12	1	13	11	8	1	14	9	11	
16	4	9	5	16	4	5	9	16	4	9	5	16	4	3	9	11	4	10	5
11	7	14	3	7	11	14	1	10	6	13	3	6	10	13	3	12	7	13	2
6	10	3	15	10	6	3	15	7	11	1	14	11	7	2	14	6	9	1	16
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
1	14	11	8	1	14	7	11	1	14	11	7	1	11	14	8	1	14	11	8
15	4	5	10	15	4	9	6	15	4	6	9	16	1	4	9	16	5	4	9
6	9	16	3	10	5	16	3	8	11	3	1	7	11	13	2	7	13	11	2
12	7	4	13	8	11	2	13	10	5	3	16	10	6	3	15	10	3	6	11
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
1	14	7	11	1	10	15	8	1	15	10	8	1	11	8	14	1	11	14	8

ご清聴ありがとうございました

Thank you for listening

謝謝

Merci de votre attention