

# Generalized Leslie-Singh Architecture of 1<sup>st</sup> order Delta-Sigma AD Modulator with Different Resolutions of ADC and DAC

Lengkhang Nengvang,

S. Katayama, J. Wei, L. Sha, A. Kuwana,

K. Naganuma, K. Sasai, J. Saito, K. Morishita,

H. Kobayashi

Gunma University

Alps Alpine Co., Ltd.

**ALPSALPINE**  
*Perfecting the Art of Electronics*



# OUTLINE


- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, Single-bit DAC
    - OSR-SQNR
    - SQNR@OSR =  $2^5$
  - Multi-bit ADC, Multi-bit DAC
    - SQNR@OSR =  $2^5$
- ◆ Conclusion

# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, Single-bit DAC
    - OSR-SQNR
    - SQNR@OSR =  $2^5$
  - Multi-bit ADC, Multi-bit DAC
    - SQNR@OSR =  $2^5$
- ◆ Conclusion

# Research Background

## Analog-to-Digital Converter




- Natural signals are analog signals
- Digital signals are suitable for signal processing


Analog-to-digital interface circuits are important

# Research Background

Yoshitome-Uchiyama  $\Delta\Sigma$  AD modulator [1]



Leslie-Singh  $\Delta\Sigma$  AD modulator [2]




Both architectures use

- multi-bit ADC
- single-bit DAC

[1] T. Yoshitome, K. Uchimura, "Quantization Noise Reduction in 1-bit Oversampling A-to-D Converter", *IEICE General Conference in Spring*, A-126, Mar. 1988

[2] T. C. Leslie, B. Singh, "An Improved Sigma-delta Modulator Architecture", *IEEE International Symposium on Circuit and Systems*, pp372-375, May 1990.

# Objective




## Objective

Investigate the improvement of SQNDR using various  $(m, n)$

# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, Single-bit DAC
    - OSR-SQNDR
    - SQNDR@OSR=  $2^5$
  - Multi-bit ADC, Multi-bit DAC
    - SQNDR@OSR=  $2^5$
- ◆ Conclusion


# Circuit Configuration



- ◆  $X(Z)$ : Input signal
  - ◆  $Y(z)$ :  $m$ -bit ADC output
  - ◆  $Q(Z)$ : Quantization noise
  - ◆  $H(Z)$ : Integrator
  - ◆  $S(Z)$ : Modulator output
  - ◆  $R(Z)$ : Upper  $n$  bits of  $Y(Z)$
  - ◆  $T(z)$ : Lower  $(m-n)$  bits of  $n$ -bit DAC
- Here,  $T(Z) = Y(Z) - R(Z)$



# STF, NTF



- $m$ -bit ADC output:

$$\begin{aligned}
 Y(Z) &= Q(Z) + V_2(Z) \\
 &= \frac{1}{1 - Z^{-1}} \{X(Z) - Z^{-1}[Y(Z) - T(Z)]\} + Q(Z) \\
 \therefore Y(Z) &= X(Z) + Z^{-1} T(Z) + (1 - Z^{-1})Q(Z)
 \end{aligned}$$

- Modulator output:

$$\begin{aligned}
 S(Z) &= Y(Z) - Z^{-1}T(Z) \\
 \therefore S(Z) &= \mathbf{1} \cdot X(Z) + \mathbf{(1 - Z^{-1})}Q(Z)
 \end{aligned}$$


- Signal Transfer Function ( $STF = 1$ )
- Noise Transfer Function ( $NTF = 1 - Z^{-1}$ ) ➡ **1<sup>st</sup> order noise shaped**

# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ **Simulation Results:**
  - Multi-bit ADC, single-bit DAC
    - OSR-SQNR
    - SQNR@OSR =  $2^5$
  - Multi-bit ADC, multi-bit DAC
    - SQNR@OSR =  $2^5$
- ◆ Conclusion

# Simulation parameters

contents	Value
Input signal	Sine Wave
Input frequency	1
Sampling frequency	$2^{20}$
Data points	$2^{20}$




# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, **Single-bit** DAC
    - **OSR-SQNDR**
    - SQNDR@OSR=  $2^5$
  - Multi-bit ADC, multi-bit DAC
    - SQNDR@OSR=  $2^5$
- ◆ Conclusion

# OSR-SQNR

Multi-bit ADC, single-bit DAC



- Oversampling Ratio(OSR):

$$OSR = \frac{f_s}{2 \cdot B}$$

$B$ : Input signal bandwidth  
 $f_s$ : Sampling frequency


- Signal to [Quantization Noise + Distortion] Ratio(SQNR):

$$SQNR = 10 \log \left[ \frac{\text{Signal power}}{\Sigma(\text{Noise + distortion}) \text{ power}} \right]$$

# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, **Single-bit** DAC
    - OSR-SQNDR
    - **SQNDR@OSR =  $2^5$**
  - Multi-bit ADC, Multi-bit DAC
    - SQNDR@OSR =  $2^5$
- ◆ Conclusion

# SQNDR @ OSR = 2<sup>5</sup>?



- Oversampling Ratio(OSR):


$$OSR = \frac{f_s}{2 \cdot B}$$

$B$ : Input signal bandwidth  
 $f_s$ : Sampling frequency

- Signal to [Quantization Noise + Distortion] Ratio(SQNDR):

$$SQNDR = 10 \log \left[ \frac{\text{Signal power}}{\Sigma(\text{Noise + distortion}) \text{ power}} \right]$$

# $SQNR @ OSR = 2^5$



For  $m > 1$ , every 1 bit of ADC increases

→  $SQNR \approx +6 [dB]$

$m$ : bits of ADC

$n$ : bit of DAC

$$SQNR = 6.02m + 1.76 [dB]$$







# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, Single-bit DAC
    - OSR-SQNR
    - SQNR@OSR =  $2^5$
  - Multi-bit ADC, **Multi-bit** DAC
    - **SQNR@OSR =  $2^5$**
- ◆ Conclusion

# $SQNR @ OSR = 2^5$


Multi-bit ADC, multi-bit DAC





# Summarized simulation results

$SQNR @ OSR = 2^5$  using various  $(m, n)$



# OUTLINE

- ◆ Research Background and Objective
- ◆ Leslie-Singh Architecture 1<sup>st</sup> order  $\Delta\Sigma$ AD Modulator:
  - Circuit Configuration
  - STF and NTF
- ◆ Simulation Results:
  - Multi-bit ADC, single-bit DAC
    - OSR-SQNR
    - SQNR@OSR =  $2^5$
  - Multi-bit ADC, multi-bit DAC
    - SQNR@OSR =  $2^5$
- ◆ Conclusion

# Conclusion

- ◆ ADC: for every 1-bit increases
  - $m > 2, SQNDR \approx +6 [dB]$
- ◆ DAC: for every 1-bit increases
  - $n = 1 \sim 3, SQNDR \approx +3 [dB]$
  - $n > 3, SQNDR < +3 [dB]$
  - $n = 3$  is suitable for the 6-bit ADC

➤ Future works:  
Study on generalized Leslie-Singh  
**2<sup>nd</sup> order**  $\Delta\Sigma$  AD Modulator

Q&A

Thank you very much



# Q & A

**Q** : Have you considered with the imperfection of the multi-bit DAC, for example nonlinearity and so on ?

**A** : No, I am not considering the DAC nonlinearity. My research focuses on the ideal DAC case.