International Conference on Technology and Social Science 2021

Segmented DAC Linearity Improvement Algorithm Using Unit Cell Sorting with Digital Method

Yi Liu , Anna Kuwana , Xiongyan Li , Atsushi Motozawa , Haruo Kobayashi

Division of Electronics and Informatics, Gunma University Renesas Electronics Corp



Kobayashi Lab. Gunma University

- Research Background and Objective
- Segmented Current-Steering DAC
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- Simulation Results
- DAC Architecture with Sorting Algorithm
- Conclusion

- <u>Research Background and Objective</u>
- Segmented Current-Steering DAC
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- Simulation Results
- DAC Architecture with Sorting Algorithm
- Conclusion

Research Background

Digital-to-Analog Converter (DAC)



- Key component in modern transmitter circuits.
- High linearity is required.

Research Objective

Nano-CMOS implementation of DAC

- Device mismatch is large
- DAC linearity deteriorates
- Digital circuit can be implemented with small chip area

Development of digital calibration method for DAC non-linearity

Digitally-assisted analog technology

- Research Background and Objective
- <u>Segmented Current-Steering DAC</u>
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- Simulation Results
- DAC Architecture with Sorting Algorithm
- Conclusion

Segmented DAC Configuration: 4-bit case



7/30

Segmented DAC Operation: Digital Input = 0

8/30







(00000000000001)

Segmented DAC Operation: Digital Input = 7



10/30

Segmented DAC Operation: Digital Input = 8



Segmented DAC Operation: Digital Input = 15^{12/30}



- Research Background and Objective
- Segmented Current-Steering DAC
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- Simulation Results
- DAC Architecture with Sorting Algorithm
- Conclusion

Problem of Actual Segmented DAC



Ideal DAC :

$$I_1 = I_2 = I_3 = \dots = I_N$$

Actual DAC : Mismatches among current sources

$$I_1 = I + \Delta I_1, I_2 = I + \Delta I_2, I_3 = I + \Delta I_3, \dots, I_N = I + \Delta I_N.$$

I : Average current

Current sources with mismatches

$$I_1 = I + \Delta I_1, I_2 = I + \Delta I_2, I_3 = I + \Delta I_3, \dots, I_N = I + \Delta I_N.$$

Definition of average current $I = \frac{1}{N} [I_1 + I_2 + I_3 + \dots + I_N].$ $\Delta I_1 + \Delta I_2 + \Delta I_3 + \ldots + \Delta I_N = 0.$ For digital input = \mathbf{k} $V_{OUT} = R (I_{n1} + I_{n2} + ... + I_{nk}) = R (k I + \Delta I_{n1} + \Delta I_{n2} + ... + \Delta I_{nk})$ Integral Non-Linearity (INL) Choose k current sources

 $|\Delta I_{n1} + \Delta I_{n2} + \ldots + \Delta I_{nk}|$

Very Small

- Research Background and Objective
- Segmented Current-Steering DAC
- Problem Formulation
- <u>Unit Current Cell Sorting Algorithm</u>
- Simulation Results
- DAC Architecture with Sorting Algorithm
- Conclusion

Switching Sequence Post-Adjustment (SSPA)

17/30

Features

- Calibration method after fabrication process
- Change the switching sequence of unit current cells
- DAC integral linearity is improved.

Disadvantage

Current comparator usage

[1] T. Chen, G. Gielen (KU Leuven), "A 14-bit 200-MHz Current-Steering DAC with Switching Sequence Post-Adjustment Calibration", IEEE ASSCC (Nov. 2006)

Our research here

- No need for current comparator
- Deep analysis of SSPA

Unit Current Cell Sorting Algorithm

- 1) Measure values of unit current cells with VCO instead of comparator Store them in memory from the lowest to the highest order.
- Rearrange them by arranging small unit current cells between two large cells,
- 3) Sum two neighboring unit current cells
- 4) Measure summed unit current cells again measured and sort as 2).
- 5) Rearranged as 3).
- 6) Final sequence is obtained.



- Research Background and Objective
- Switching Sequence Post Adjustment
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- <u>Simulation Results</u>
- DAC Architecture with Sorting Algorithm
- Conclusion

Assuming a 7-bit DAC, 127 current sources are used. The current sources have mismatches. (ΔI_i)



Mismatch variation as a parameter^{21/30}

Mismatches vary within the range of SD [%]. The simulation was performed by varying the degree of mismatches from 1% to 20% as parameter SD.



Example of the current sources mismatches

Maximum and minimum value of DNLpp

DNLpp=maximum(DNL_{k1})-minimum(DNL_{k2}) DNLpp before SSPA and after SSPA are analyzed.



Maximum and minimum value of INLpp

23/30

INLpp=maximum(INL_{k3})-minimum(INL_{k4}) INLpp before SSPA and after SSPA are analyzed.



Average value of DNLpp before SSPA and after SSPA

24/30

- Average value of DNLpp is also reduced by SSPA.
- DNLpp tended to increase as the SD increased.
- DNLpp were reduced by about 40% by SSPA.
- The larger the SD is, the larger absolute value of DNLpp reduction is.
- After SSPA, DNLpp increases in proportion to SD. (DNLpp = 0.025 × SD);



Average value of INLpp before SSPA and after SSPA

25/30

- Average value of INLpp is also reduced by SSPA.
- INLpp tended to increase as the SD increased.
- INLpp were reduced by about 60% by SSPA.
- The larger the SD is, the larger absolute value of INLpp reduction is.
- SSPA is significantly reduced the minimum value of INLpp. It reduced the average value of INLpp.



- Research Background and Objective
- Segmented Current-Steering DAC
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- Simulation Results
- DAC Architecture with Sorting Algorithm
- Conclusion

DAC Architecture with Calibration using Sorting Algorithm



27/30

VCO with Current-Controlled Inverters and START Circuit



SPICE simulation results

Nonlinear, but monotonic characteristics



- Research Background and Objective
- Segmented Current-Steering DAC
- Problem Formulation
- Unit Current Cell Sorting Algorithm
- Simulation Results
- DAC Architecture with Sorting Algorithm
- <u>Conclusion</u>

Conclusion

- Investigated the segmented current-steering DAC linearity improvement algorithm using unit current cell sorting algorithm (SSPA).
- Simulation results show:
- SSPA can reduce DNL by about 40% INL by about 60%.
- The larger mismatches among current sources, the larger absolute values of DNL and INL can be reduced.
- Proposed a digital implementation method of the SSPA.

Dec.9, 2021

International Conference on Technology and Social Science 2021

Thank you for listening





Kobayashi Lab. Gunma University