

Analysis of Switching Characteristics of Dual RESURF 40 V N-LDMOS Transistor with Grounded Field Plate

Hao Yang Du, Jun-ichi Matsuda
Anna Kuwana, Haruo Kobayashi

*Division of Electronics and Informatics
Gunma University*



OUTLINE

- Research Background and Objective
- Device Structures and Features
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- Discussion
- Conclusion
- Acknowledgements

OUTLINE

- **Research Background and Objective**
- Device Structures and Features
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- Discussion
- Conclusion
- Acknowledgements

Research Background

Switches of power converters for automotive applications





High-performance Lateral Double Diffused MOS (LDMOS) transistors

- Low cost: mature Si process can be used
- One-chip integration with other circuits



Attractive in industry



Research Objective

Our previously proposed:

0.18 μm CMOS compatible dual REduced SURface Field (RESURF)
40 V N-LDMOS transistor with grounded field plate



Our research here:


- Detailed analysis of switching loss with the proposed LDMOS
- Clarification of lower loss compared to the conventional LDMOS
- Verification with TCAD simulation

OUTLINE

- Research Background and Objective
- **Device Structures and Features**
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- Discussion
- Conclusion
- Acknowledgements

Device Structures and Features


Conventional device



(a) Conventional device

Field plate → connected to gate

Proposed device [1, 2]



(b) Proposed device


Field plate → connected to ground

- [1] J. Matsuda, et. al., "A Low Switching Loss 40 V Dual RESURF LDMOS Transistor with Low Specific On-Resistance", in *Proc. ICMEMIS*, Kiryu, 2017.
- [2] J. Matsuda, et. al., "Low Switching Loss and Scalable 20-40 V LDMOS Transistors with Low Specific On-Resistance", in *Proc. ICTSS*, Kiryu, 2018.

OUTLINE

- Research Background and Objective
- Device Structures and Features
- **Simulation Results**
 - Turn-on Process
 - Turn-off Process
- Discussion
- Conclusion
- Acknowledgements

Simulation Circuit



Circuit for TCAD device simulation

R_L changes from $2.13 \Omega\text{mm}^2$ to $10.7 \Omega\text{mm}^2$,

R_G , from $1.07 \Omega\text{mm}^2$ to $5.33 \Omega\text{mm}^2$


for unit LDMOS layout area of 1 mm^2

OUTLINE

- Research Background and Objective
- Device Structures and Features
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- Discussion
- Conclusion
- Acknowledgements


Turn-On Behaviors

Conventional device



(a) Conventional device

Proposed device



(b) Proposed device



Current paths for **turn-on** process when $V_{GS} > V_T$.

Parasitic capacitances in LDMOS transistors.

Capacitance	Conventional	Proposed
Input capacitance	$C_{GS} + C_{GC}$	$C_{GS} + C_{GC} + C_{FG}$
Feedback capacitance	$C_{GD} + C_{FD}$	C_{GD}
Output capacitance	C_D	$C_D + C_{FD}$

Turn-On Simulation Results (Region A)

Conventional device



(a) Conventional device

Region A



$V_{GS} < V_T$ → in off-state,

Charging

- input capacitance (C_{GS}),
- feedback capacitance ($C_{GD} + C_{FD}$),
- output capacitance (C_D)

Turn-On Simulation Results (Region B)

Conventional device



Charging feedback capacitance ($C_{GD} + C_{FD}$)



In gate plateau state



(**Long, intense Miller effect**)

Discharging C_D



Turn-On Simulation Results (Region C)

Conventional device



Region C



In gate plateau state
 Disappearance of RESURF effect



Steep decrease in V_{DS_INT}

Turn-On Simulation Results (Region D)

Conventional device





Region D

In on-state

Turn-On Simulation Results (Region A)

Proposed device



Region A



$V_{GS} < V_T$ \rightarrow in off-state

Charging

input capacitance ($C_{GS} + C_{FG}$),
feedback capacitance (C_{GD}),
output capacitance ($C_D + C_{FD}$)

Turn-On Simulation Results (Region B)

Proposed device



Region B



Discharging $C_D + C_{FD}$

Increase in displacement current ($J_{FP} + J_{PB} + J_{Sub}$)

Gradual decrease in V_{DS_INT} 😊
(Weak Miller effect)

Turn-On Simulation Results (Region C)

Proposed device



Region C



In gate plateau state (convex-shape gate plateau state)
Disappearance of RESURF effect



Steep decrease in V_{DS_INT}
(Short, modest Miller effect)

Turn-On Simulation Results (Region D)

Proposed device




Region D

In on-state


Turn-On Simulation Results

Conventional device



(a) Conventional device

Proposed device



(b) Proposed device


Turn-on transient behaviors for low R_G of $1.07 \Omega\text{mm}^2$ and middle R_L of $5.33 \Omega\text{mm}^2$ with unit LDMOS layout area of 1 mm^2 .

OUTLINE

- Research Background and Objective
- Device Structures and Features
- **Simulation Results**
 - Turn-on Process
 - Turn-off Process**
- Discussion
- Conclusion
- Acknowledgements


Turn-Off Behaviors

Conventional device



(a) Conventional device

Proposed device



(b) Proposed device



Current paths for **turn-off** process when $V_{GS} > V_T$.

Parasitic capacitances in LDMOS transistors.

Capacitance	Conventional	Proposed
Input capacitance	$C_{GS} + C_{GC}$	$C_{GS} + C_{GC} + C_{FG}$
Feedback capacitance	$C_{GD} + C_{FD}$	C_{GD}
Output capacitance	C_D	$C_D + C_{FD}$

Turn-Off Simulation Results (Region A)

Conventional device





Region A

$V_{GS} > V_T$ ➡ in on-state

- Discharging
 - input capacitance ($C_{GS}+C_{GC}$)
 - feedback capacitance ($C_{GD}+C_{FD}$)
- Charging output capacitance (C_D)
- At end of Region A, RESURF effect occurs

Turn-Off Simulation Results (Region B)

Conventional device





Region B

➔ Charging C_D , $C_{GD}+C_{FD}$
In gate plateau state
(**Long, intense Miller effect**)



Turn-Off Simulation Results (Region C)

Conventional device



(a) Conventional device

Region C

No source current J_S





In off-state

Charging C_D , $C_{GD}+C_{FD}$

Turn-Off Simulation Results (Region D)

Conventional device





(a) Conventional device

Region D

In off-state

Turn-Off Simulation Results (Region A)

Proposed device





Region A

$$V_{GS} > V_T \rightarrow \text{in on-state}$$

- Discharging
input capacitance ($C_{GS} + C_{GC} + C_{FG}$)
feedback capacitance (C_{GD})
- Charging output capacitance ($C_D + C_{FD}$)
- At end of Region A, RESURF effect occurs

Turn-Off Simulation Results (Region B)

Proposed device



Region B

$V_{GS} \gtrsim V_T$ → at beginning of turn-off

Slight increase in V_{DS_INT}
Slight decrease in V_{GS}



Short, weak Miller effect (no gate plateau)



Charging output capacitance ($C_D + C_{FD}$)

Turn-Off Simulation Results (Region C)

Proposed device



Region C

No source current J_S





In off-state of intrinsic MOSFET

Charging $C_D + C_{FD}$

Turn-Off Simulation Results (Region D)


Proposed device



Region D

In off-state

Turn-Off Simulation Results




Turn-off transient behaviors for low R_G of $1.07 \Omega\text{mm}^2$ and middle R_L of $5.33 \Omega\text{mm}^2$ with unit LDMOS layout area of 1 mm^2 .


OUTLINE

- Research Background and Objective
- Device Structures and Features
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- **Discussion**
- Conclusion
- Acknowledgements

Switching Loss for R_L , R_G




(a) Load Resistance



(b) Gate Resistance

Dependences of switching losses of
 (a) R_L under a low R_G of $1.07 \Omega mm^2$ (high-speed switching)
 (b) R_G under a high R_L of $10.7 \Omega mm^2$ (light load)
 at unit LDMOS layout area of $1 mm^2$.

Switching Frequency Dependence



E_{Loss_p} : energy loss proposed

LDMOS transistor

E_{Loss_c} : energy loss conventional

LDMOS transistor

Switching frequency dependence
of total energy loss ratio $E_{\text{Loss}_p}/E_{\text{Loss}_c}$
at unit LDMOS layout area of 1 mm^2

The lowest value $E_{\text{Loss}_p}/E_{\text{Loss}_c}$ of 0.31 at $f = 3 \text{ MHz}$, $D_{\text{ON}} = 0.1$

OUTLINE

- Research Background and Objective
- Device Structures and Features
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- Discussion
- **Conclusion**
- Acknowledgements

Conclusion

- Analysis of switching characteristics of the proposed LDMOS by changing R_L and R_G
- The proposed device has considerably lower feedback capacitance (C_{GD}), although it has higher output capacitance ($C_D + C_{FD}$).
- Under actual use condition, this capacitance structure decreases switching loss
- The lowest value of E_{Loss_P} / E_{Loss_C} is 0.31 at $f = 3$ MHz, $D_{ON} = 0.1$.


The proposed device promises drastically low switching loss under actual use condition.

OUTLINE

- Research Background and Objective
- Device Structures and Features
- Simulation Results
 - Turn-on Process
 - Turn-off Process
- Discussion
- Conclusion
- **Acknowledgements**

Acknowledgments

- AdvanceSoft Corporation for providing 3D TCAD simulator.
- Japan Science and Technology Agency for assistance of this simulator development with A-STEP program.



Thank you for your listening

