ITC-CSCC 2021 June 28th(Mon) – 30th(Wed) Grand Hyatt Jeju, Republic of Korea

Digital-to-Analog Converter Configuration Based on Non-uniform Current Division Resistive-Ladder

Manato Hirai, Hiroshi Tanimoto, Yuji Gendai, Shuhei Yamamoto, Anna Kuwana,

Haruo Kobayashi

Gunma University

Kitami Institute of Technology



Kobayashi Lab. Gunma University

- Research Background and Objective
- R-2R DAC Configuration
 - R-2R Current-steering DAC
- N-ary DAC Configuration
 - Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

- Research Background and Objective
- R-2R DAC Configuration
 R-2R Current-steering DAC
- N-ary DAC Configuration
 - Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

Research Background

- Digital-to-Analog Converter (DAC)
 - Output of digital signal processing results



Internal circuit of ADC

Objective : Investigation of resistor ladder and current-steering DAC architectures

- Research Background and Objective
- R-2R DAC Configuration

 R-2R Current-steering DAC
- N-ary DAC Configuration
 - Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

R-2R Current-Steering DAC



- Using binary weighting with a well-known R-2R ladder
 - Identical currents I_1, \ldots, I_5

Good

- No decoder
- Fast operation
 with current sources

Bad

- DNL degradation due to element mismatches
- Large glitches

Principle of operation of R-2R DAC

- Replacing a current source and resistors with equivalent circuit, using Norton theorem
 - Internal current is weighted twice for each stage



3-bit R-2R DAC

Replacement to equivalent circuit

Segmented R-2R DAC

- Glitch reduction, DNL reduction
 - Need binary-to-thermometer decoder for unary section



8-bit segmented R-2R DAC (Upper 3-bit for unary codes)

- Research Background and Objective
- R-2R DAC Configuration

 R-2R Current-steering DAC
- N-ary DAC Configuration
 - Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

Current Division with Resistive Ladder



• Composite resistance Z

$$Z = \frac{R}{2} + \frac{\sqrt{R(R+4r)}}{2}$$

• For current division ratio $N - 1 : 1 \ (N = 2,3,4,...)$ $I_r : I_R = Z : r = N - 1 : 1$ $\leftrightarrow R : r = (N - 1)^2 : N$

Finite Length of Resistor Ladder



- Termination resistor R_T with current division ratio N 1 : 1 $R_T = Z - R = \frac{R}{N - 1}$
- A new interpretation of the R-2R ladder and N-ary ladder

$$R: r: R_T = (N - 1)^2 : N : N - 1$$

11/28

N-ary Resistance Ladder Configuration^{12/28}



- N: Current division ratioK: Number of ladder stages $R_{\rm u}$: Reference resistanceI: Unit current I_j : Current flowing into j-th node
- For N = 2 \Rightarrow *K*-bit R-2R DAC

Output Voltage and Steps

Output voltage

$$V_{\text{OUT}}(I_1, \cdots, I_K, R_u, N, K) = (N-1)R_u \sum_{j=1}^K \left(\frac{I_j}{N^{K-j}}\right)$$

Maximum output voltage

$$V_{\text{MAX}}(I, R_{\text{u}}, N, K) = R_{\text{u}}I \cdot N(N-1) \cdot \left(1 - \frac{1}{N^{K}}\right)$$

Output voltage minimum step

$$V_{\rm MIN}(I, R_{\rm u}, N, K) = (N-1)R_{\rm u}I \cdot \frac{1}{N^{K-1}}$$

Number of output voltages

 $N^{K} - 1$

N : Current division ratio R_{u} : Reference resistor I_{j} : Current into *j*-th node

- K : Number of ladder stages
- I: Unit current

- Research Background and Objective
- R-2R DAC Configuration

 R-2R Current-steering DAC
- N-ary DAC Configuration

 Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

Connection of Resistive Ladders



- Parameters
 - $-R_x$: Connection resistor
 - $N_{\rm H}/N_{\rm L}$: Upper/Lower-side current division parameter
 - $R_{\rm H}/R_{\rm L}$: Upper/Lower-side reference resistor
 - $Z_{\rm H}/Z_{\rm L}$: Resistance from node Q/P of view

Connection Conditions



- Connection conditions
 - 1. To the right of $P \Rightarrow$ Characteristics of $N_{\rm H}$ -ary resistor ladder
 - 2. To the left of $Q \Rightarrow$ Upper side $N_{\rm H}$ -ary characteristic is not broken

$$\begin{cases} R_x + Z_{\rm H} = N_{\rm H} Z_{\rm L} \\ R_x + Z_{\rm L} = N_{\rm H} Z_{\rm H} \end{cases}$$

$$R_{\rm H} = \frac{N_{\rm L} - 1}{N_{\rm H} - 1} R_L, \qquad R_{\chi} = (N_{\rm H} - 1)(N_{\rm L} - 1)R_{\rm L}$$

- Research Background and Objective
- R-2R DAC Configuration

 R-2R Current-steering DAC
- N-ary DAC Configuration

 Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

Configuration Example

8-bit R-2R and 9R-4R connected resistive ladder DAC

$$R_{\rm L} = 3R_{\rm u}, R_{\rm H} = R_{\rm u}, R_{\chi} = 9R_{\rm u}$$



Configuration Example

8-bit R-2R and 9R-4R connected resistive ladder DAC

$$R_{\rm L} = 3R_{\rm u}, R_{\rm H} = R_{\rm u}, R_x = 9R_{\rm u}$$



2-4-unary Connected Resistor Ladder

20/28



- $3R_u$ between upper and quaternary parts
 - Circuit area is the same as segmented R-2R
 - Additional thermometer decoder for 2 bits of D_4 , D_5

Comparison



Double the gain with the same circuit area

DNL Calculation



- Simulation conditions
 - Monte Carlo simulation assuming a linear circuit model consisting of resistors and current sources.
 - Number of simulation sets : 3000
 - Assume variations with Gaussian distribution in unit resistance R_u and unit current I
 - Standard deviation $\sigma \Rightarrow 1\%$ of the mean value

DNL Standard Deviation



DNL Standard Deviation

Maximum DNL



• DNL with codes driving quadratic part



• DNL with codes driving quadratic part



- Research Background and Objective
- R-2R DAC Configuration

 R-2R Current-steering DAC
- N-ary DAC Configuration
 - Resistive Ladder with Current Division
- Connecting Resistor Ladders
 - Connection conditions
 - Proposed DAC configuration and simulation
- Conclusion and Future work

Conclusion

- Summary
 - DACs with resistor ladders

with non-uniform current sharing ratios

- Segmentation between upper and lower bits
 is possible in a DAC using a resistor ladder
- Binary-quaternary-unary connected resistor ladder
 DAC can increase gain with equivalent size and DNL to a conventional segmented R-2R DAC
- Challenges
 - Dynamic characteristics of the design should be evaluated including associated circuits

Q&A

- Q. ゲインの値は最大どこまで取れますか、また制限はありますか。 消費電力や安定性、線形性の制限はありますか。
- A. 質問頂いた内容に関して、検討を行っていないため今後の検討課題と 致します。