

CMOS Reference Voltage Source Using Drain Current Temperature Characteristics

Takafumi Kamio, T. Feng, L. Sha J. Matsuda, T. Hosono

S. Yamamoto, S. Katayama, A. Kuwana, H. Kobayashi

Gunma University

K. Hirai, A. Suzuki, S. Yamada, T. Kato, R. Kitakoga

T. Shimamura, G. Adhikari, N. Ono, K. Miura, S. Yamaguchi

Jedat Inc.

Outline


- Research Objective
- Temperature Insensitivity
 - Reference Voltage Generator Core
- Supply Voltage Insensitivity
 - Bias Current Generator
- Whole Circuit
- Conclusion

Outline

- **Research Objective**
- Temperature Insensitivity
 - Reference Voltage Generator Core
- Supply Voltage Insensitivity
 - Bias Current Generator
- Whole Circuit
- Conclusion

Research Background

Analog ICs require
Reference voltage source



Stable against PVT variation

P: Process
V: Supply voltage
T: Temperature



Bandgap reference circuit

- Complicated
- Large chip area




Proposed voltage source

- Simple
- Insensitive to temperature,
supply voltage




Research Objective

Development of **reference voltage source** insensitive to temperature and supply voltage with simple CMOS circuit.




Our Approach: Temperature Insensitivity

Utilize of
MOS drain current
temperature
characteristics



$V_{GS} > V_{CP} \rightarrow$ Positive TC





$V_{CP} > V_{GS} \rightarrow$ Negative TC

TC: Temperature Coefficient

Our Approach: Supply Voltage Insensitivity

Utilize of MOS Nagata Current Mirror Circuit



Peaking current characteristics


At peak vicinity

Small output current change
against input current change

Outline

- Research Objective
- Temperature Insensitivity
Reference Voltage Generator Core
- Supply Voltage Insensitivity
 Bias Current Generator
- Whole Circuit
- Conclusion





Drain Current Temperature Characteristics




NMOS drain current temperature characteristics

- For $V_{GS} = V_{CP}$, I_{DS} is insensitive to temperature.
- At high temperature,
 - For $V_{GS} < V_{CP}$, I_{DS} becomes larger
 - For $V_{GS} > V_{CP}$, I_{DS} becomes smaller.

Voltage Source and Temperature




$V_{GS} > V_{CP} \rightarrow$ Positive TC



$V_{CP} > V_{GS} \rightarrow$ Negative TC

TC: Temperature Coefficient

Temperature Insensitive Voltage Source



$V_{gs3} > V_{cp}$ → Positive TC

$V_{cp} > V_{gs4}=V_{gs5}$ → Negative TC

$V_{out} = V_{out1} + V_{out2}$
Cancel temperature dependency



Outline

- Research Objective
- Temperature Insensitivity
 - Reference Voltage Generator Core
- Supply Voltage Insensitivity
 - Bias Current Generator
- Whole Circuit
- Conclusion

Nagata Current Source:




Supply Voltage Insensitivity

MOS Nagata Current Mirror Circuit




SPICE simulation result

Circuit Configuration and Operation(1)




Current Mirror

Circuit Configuration and Operation(2)



- I_{IN} : large
- $R I_{IN}$: large
- V_{GS2} becomes smaller




Temperature characteristics should be also considered.


Outline

- Research Objective
- Temperature Insensitivity
 - Reference Voltage Generator Core
- Supply Voltage Insensitivity
 - Bias Current Generator
- Whole Circuit
- Conclusion

Proposed Voltage Reference




Voltage Reference Configuration




Supply voltage insensitive
Bias current generator

Temperature insensitive
Reference voltage core

Voltage Reference Core



Whole circuit




$$V_{MN3} > V_{CP} > V_{MN4}$$


$$V_{out} = V_{MN3} + V_{MN4}$$

V_{OUT} Insensitive to temperature

Bias Current Generator





Whole circuit





Nagata current mirror

Bias Current Generator: Temperature Characteristics



- Mountain shape with a peak point
- V_{CP} can be confirmed



Whole Circuit Simulation Result



Output voltage V_{OUT}

- Constant over wide range of **temperature**
- Constant over wide range of **supply voltage**

Whole Circuit Simulation Result (Enlarged)



Designed as

Supply voltage V_{DD} @ 2.5 V \Rightarrow Most stable

Outline

- Research Objective
- Temperature Insensitivity
 - Reference Voltage Generator Core
- Supply Voltage Insensitivity
 - Bias Current Generator
- Whole Proposed Circuit
- Conclusion

Conclusion

Proposal of simple CMOS reference voltage source

- Voltage reference core
Temperature insensitivity
- Bias current generator
Supply voltage insensitivity
- Need for only standard CMOS
TSMC 0.18um CMOS parameter
SPICE simulation
- No need for start-up circuit
- Resistor temperature coefficient can be positive, zero or negative, if they are known a priori

Q&A

Thank you very much

Reference and standard are important
to suppress manufacturing variation !



Kobayashi
Laboratory

