Effect of Delay Element Variation on Time-to-Digital Converter Linearity

<u>Zhang Zheming</u>, A.Kuwana, S.Katayama, S.Yamamoto, K.Katoh K.Sato, T.Ishida, T.Okamoto, T.Ichikawa, T.Nakatani, K.Hatayama, H.Kobayashi

> Gunma University Rohm Semiconductor



Kobayashi Laboratory

Kobayashi Lab. Gunma University

- Introduction
- Time to Digital Converter (TDC)
- Simulation
- Results
- Conclusions

- Introduction
- Time to Digital Converter (TDC)
- Simulation
- Results
- Conclusions

Research Background



A Time-to-Digital Converter (TDC) provides a digital output proportional to the time between two clock transitions.

The TDC is a key component in time-domain analog circuits,

(e.g. Sensor Interfaces, All-Digital PLLs, ADCs, ..)

"Fine time resolution" and "high linearity" Time-to-Digital Converter (TDC) measures the time difference between two digital signals into a digital value

Variations among buffer delays

Input time signal → Output digital signal accurate (linear) or not

Clarification of how they affect TDC linearity

6/25

Introduction

- Time to Digital Converter (TDC)
- Simulation
- Results
- Conclusions

Time to Digital Converter (TDC): Role

• time interval \rightarrow Measurement \rightarrow Digital value





Higher resolution with CMOS scaling



- Key component of Timedomain analog circuit
- Higher resolution can be obtained with scaled CMOS

Time to Digital Converter (TDC): Principle^{8/25}





TDC with Delay Element Variation



Comparison Without/With Delay Variation^{10/25}



Without delay element variation

With delay element variation

Linear

Non-linear

11/25

Introduction

• Time to Digital Converter (TDC)

- Simulation
- Results
- Conclusions

Problem Settings

Error RMS as measure of non-linearity:



Parameters Settings

- Number of delay elements: 8
- $\tau = 1.0, |\Delta \tau_i| = 0.01$
- Total delay element variation is set to zero

$$\sum_{i=0}^{N} \Delta \tau_i = 0$$

• Number of patterns: 70

Delay Element Variation Patterns

Delay element variation patterns considered in simulation

	Δau_0	Δau_1	Δau_2	Δau_3	Δau_4	Δau_5	Δau_6	Δau_7
Patten 0	-0.01	-0.01	-0.01	-0.01	0.01	0.01	0.01	0.01
Patten 1	-0.01	-0.01	-0.01	0.01	-0.01	0.01	0.01	0.01
Patten 2	-0.01	-0.01	-0.01	0.01	0.01	-0.01	0.01	0.01
Patten 3	-0.01	-0.01	-0.01	0.01	0.01	0.01	-0.01	0.01
Patten 4	-0.01	-0.01	-0.01	0.01	0.01	0.01	0.01	-0.01
Patten 5	-0.01	-0.01	0.01	-0.01	-0.01	0.01	0.01	0.01
Patten 6	-0.01	-0.01	0.01	-0.01	0.01	-0.01	0.01	0.01
Patten 7	-0.01	-0.01	0.01	-0.01	0.01	0.01	-0.01	0.01
Patten 8	-0.01	-0.01	0.01	-0.01	0.01	0.01	0.01	-0.01
Patten 68	0.01	0.01	0.01	-0.01	0.01	-0.01	-0.01	-0.01
Patten 69	0.01	0.01	0.01	0.01	-0.01	-0.01	-0.01	-0.01

- Introduction
- Time to Digital Converter (TDC)
- Simulation
- Results
- Conclusions



Simulation Results: Patterns #0, #69



Delay element variation patterns with large RMS

	Δau_0	Δau_1	Δau_2	Δau_3	Δau_4	Δau_5	Δau_6	Δau_7
Patten 0	-0.01	-0.01	-0.01	-0.01	0.01	0.01	0.01	0.01
Patten 1	-0.01	-0.01	-0.01	0.01	-0.01	0.01	0.01	0.01
Patten 2	-0.01	-0.01	-0.01	0.01	0.01	-0.01	0.01	0.01
Patten 3	-0.01	-0.01	-0.01	0.01	0.01	0.01	-0.01	0.01
Patten 4	-0.01	-0.01	-0.01	0.01	0.01	0.01	0.01	-0.01
Patten 5	-0.01	-0.01	0.01	-0.01	-0.01	0.01	0.01	0.01
Patten 15	-0.01	0.01	-0.01	-0.01	-0.01	0.01	0.01	0.01
Patten 34	-0.01	0.01	0.01	0.01	0.01	-0.01	-0.01	-0.01

Pattern 2 as an example

Small RMS Case

Delay elements variation patterns with small RMS

	Δau_0	Δau_1	Δau_2	Δau_3	Δau_4	Δau_5	Δau_6	Δau_7
Patten 20	-0.01	0.01	-0.01	0.01	-0.01	0.01	-0.01	0.01
Patten 21	-0.01	0.01	-0.01	0.01	-0.01	0.01	0.01	-0.01
Patten 22	-0.01	0.01	-0.01	0.01	0.01	-0.01	-0.01	0.01
Patten 23	-0.01	0.01	-0.01	0.01	0.01	-0.01	0.01	-0.01
Patten 26	-0.01	0.01	0.01	-0.01	-0.01	0.01	-0.01	0.01
Patten 27	-0.01	0.01	0.01	-0.01	-0.01	0.01	0.01	-0.01
Patten 28	-0.01	0.01	0.01	-0.01	0.01	-0.01	-0.01	0.01
Patten 29	-0.01	0.01	0.01	-0.01	0.01	-0.01	0.01	-0.01

Pattern 29 as an example

Input-Output Characteristics



RMS-pattern #2 Large RMS

RMS-pattern #29 Small RMS

Small RMS Case Consideration

Delay element variation patterns with small RMS

	Δτ	Δτ	$\Delta \tau_2$	$\Delta \tau_{_3}$	$\Delta \tau_4$	$\Delta \tau_{5}$	Δτ ₆	$\Delta \tau_{7}$
Patten 20	-0.01	0.01	-0.01	0.01	-0.01	0.01	-0.01	0.01
Patten 21	-0.01	0.01	-0.01	0.01	-0.01	0.01	0.01	-0.01
Patten 22	-0.01	0.01	-0.01	0.01	0.01	-0.01	-0.01	0.01
Patten 23	-0.01	0.01	-0.01	0.01	0.01	-0.01	0.01	-0.01
Patten 26	-0.01	0.01	0.01	-0.01	-0.01	0.01	-0.01	0.01
Patten 27	-0.01	0.01	0.01	-0.01	-0.01	0.01	0.01	-0.01
Patten 28	-0.01	0.01	0.01	-0.01	0.01	-0.01	-0.01	0.01
Patten 29	-0.01	0.01	0.01	-0.01	0.01	-0.01	0.01	-0.01

 $\Delta\tau_0+\Delta\tau_1=\Delta\tau_2+\Delta\tau_3=\Delta\tau_4+\Delta\tau_5=\Delta\tau_6+\Delta\tau_7=0$

are satisfied.

RMS becomes smaller as a result of cancelation local variations

Larger RMS Case Consideration

Delay elements variation patterns with slightly larger RMS

	Δτ	$\Delta \tau_1$	$\Delta \tau_2$	$\Delta \tau_{_3}$	$\Delta \tau_4$	$\Delta \tau_{_{5}}$	Δτ ₆	$\Delta \tau_{7}$
Patten 10	-0.01	-0.01	0.01	0.01	-0.01	0.01	-0.01	0.01
Patten 11	-0.01	-0.01	0.01	0.01	-0.01	0.01	0.01	-0.01
Patten 12	-0.01	-0.01	0.01	0.01	0.01	-0.01	-0.01	0.01
Patten 13	-0.01	-0.01	0.01	0.01	0.01	-0.01	0.01	-0.01
Patten 17	-0.01	0.01	-0.01	-0.01	0.01	0.01	-0.01	0.01
Patten 18	-0.01	0.01	-0.01	-0.01	0.01	0.01	0.01	-0.01
Patten 19	-0.01	0.01	-0.01	0.01	-0.01	-0.01	0.01	0.01
Patten 24	-0.01	0.01	-0.01	0.01	0.01	0.01	-0.01	-0.01
Patten 25	-0.01	0.01	0.01	-0.01	-0.01	-0.01	0.01	0.01
Patten 30	-0.01	0.01	0.01	-0.01	0.01	0.01	-0.01	-0.01
Patten 31	-0.01	0.01	0.01	0.01	-0.01	-0.01	-0.01	0.01
Patten 32	-0.01	0.01	0.01	0.01	-0.01	-0.01	0.01	-0.01

 $\Delta\tau_0 + \Delta\tau_1 < 0, \ \Delta\tau_2 + \Delta\tau_3 > 0, \ \Delta\tau_4 + \Delta\tau_5 = \Delta\tau_6 + \Delta\tau_7 = 0$

- Introduction
- Time to Digital Converter (TDC)
- Simulation
- Results
- Conclusions

TDC: Delay variation and Non-linearity

- Even if sum of delay variations is the same, deviation from the ideal becomes larger when order of variations is different.
- Sequence of delay elements with positive or negative deviations results in larger RMS.
- If positive and negative deviations of delay elements locally cancel each other, RMS becomes smaller.

References

- [1] H. Kobayashi, "NE Academy" in Nikkei Electronics (2009.4.6) Nikkei Business Publications, Inc. (Tokyo, Japan), pp.87-92, 2009.
- [2] H. Kobayashi, "NE Academy" in Nikkei Electronics (2009.4.20) Nikkei Business Publications, Inc. (Tokyo, Japan), pp.101-107, 2009.
- [3] Y. Arai and T. Baba, "A CMOS Time to Digital Converter VLSI for High-Energy Physics" IEEE Symposium on VLSI Circuits, (Tokyo, Japan), 1988.
- [4] S. Ito, S. Nishimura, H. Kobayashi, S. Uemori, Y. Tan, N. Takai, T. J. Yamaguchi, K. Niitsu, "Stochastic TDC Architecture with Self-Calibration", IEEE Asia Pacific Conference on Circuits and Systems (Kuala Lumpur, Malaysia), Dec. 2010.
- [5] K. Katoh, Y. Doi, S. Ito, H. Kobayashi, E. Li, N. Takai, O. Kobayashi:
 "An Analysis of Stochastic Calibration of TDC Using Two Ring Oscillators",
 23th IEEE Asian Test Symposium, (Yilan, Taiwan), Nov. 2013.
- [6] S. Yamamoto, Y. Sasaki, Y. Zhao, J. Wei, A. Kuwana, K. Sato, T. Ishida, T. Okamoto,
 T. Ichikawa, T. Nakatani, T. Tran, S. Katayama, K. Hatayama and H. Kobayashi,
 "Metallic Ratio Equivalent-Time Sampling: A Highly Efficient Waveform Acquisition Method",
 27th IEEE International Symposium on On-Line Testing and Robust System Design, Jun. 2021.
- [7] S. Yamamoto, Y. Sasaki, Y. Zhao, A. Kuwana, K. Katoh, Z. Zhang, J. Wei, T. M. Tran,
 S. Katayama, K. Sato, T. Ishida, T. Okamoto, T. Ichikawa, T. Nakatani, K. Hatayama,
 H. Kobayashi,
- "Metallic Ratio Equivalent-Time Sampling and Application to TDC Linearity Calibration", IEEE Transactions on Device and Materials Reliability, Vol. 22, Issue 2, Mar. 2022.