



Xaybandith Hemthavy, Jianglin Wei, Shogo Katayama,
Anna Kuwana, Haruo Kobayashi, Kazuyoshi Kubo
Gunma University, Oyama National College of Technology



1. Background

Abstract

- Development of efficient DSP for Taylor-series expansion calculation
- Distributed Arithmetic usage
- Proposal of term division method for circuit reduction



2. Research Objective


Development of efficient dedicated DSP architecture for Taylor-series expansion calculation

$$f(x) = f(\alpha) + \frac{f'(\alpha)}{1!}(x - \alpha) + \frac{f''(\alpha)}{2!}(x - \alpha)^2 + \frac{f'''(\alpha)}{3!}(x - \alpha)^3 + \dots$$


Reduction of

- Number of multiplications
- Look Up Table (LUT) size

4. Our Approach: Term Division Method



3. Distributed Arithmetic (DA)



5. Verification of Term Division Method

Optimal number of term divisions for N-term Taylor series expansion $\rightarrow \sqrt{N}$

	Division by	Number of multiplications	LUT size
16 terms	1	14	65536
	2	8	512
	4	6	64
	8	8	32
32 terms	1	30	4294967296
	2	16	131072
	4	10	1024
	8	10	128
	16	16	64
64 terms	1	62	1.84×10^{19}
	2	32	8589934592
	4	18	262144
	8	14	2048
	16	18	256
	32	32	128

Term division by 2: $a_0 + a_2x^2 + a_4x^4 + a_6x^6 + a_8x^8 + a_{10}x^{10} + a_{12}x^{12} + a_{14}x^{14}$

Term division by 4: $a_0 + a_4x^4 + a_8x^8 + a_{12}x^{12}$

Term division by 8: $(a_0 + a_8x^8)$

6. Conclusion

- Distributed arithmetic & Division of terms to Taylor-series expansion calculation
 - ⇒ Reduction of LUT memory size **10240 ⇒ 320**
 - ⇒ Reduction of x^n calculation by Multiplier **8 ⇒ 5**
- Future Work
Evaluation with FPGA