

# Segmented DAC Linearity Improvement Algorithm Using Unit Cell Sorted Alternately with Digital Method

Yi Liu, Anna Kuwana, Shogo Katayama, Xiongyan Li, Atsushi Motozawa, Haruo Kobayashi  
Gunma University, Renesas Electronics Corporation



## Background and Objective

### Digital-to-Analog Converter (DAC)



- Key component in modern transmitter circuits.
- High linearity is required.


### Nano-CMOS implementation of DAC

- Device mismatch is large
- DAC linearity deteriorates
- Digital circuit can be implemented with small chip area

### Objective:

Development of digital calibration method for DAC non-linearity.  
Digitally-assisted analog technology.


## Segmented DAC Configuration: 4-bit case



- ### Features
- Monotonicity guaranteed
  - Small glitch
  - Small DNL
  - Decoder required


Current sources magnitude are not equal because of mismatch. Mismatch causes DAC non-linearity.

## "SSPA<sup>[1]</sup>" and "Rearrange<sup>[2]</sup>" Calibration Algorithm




[1] T. Chen, et. al., "A 14-bit 200-MHz Current-Steering DAC with Switching Sequence Post-Adjustment Calibration", IEEE Asian Solid-State Circuits Conference, Hangzhou, China (Nov. 2006).  
[2] Y. Liu, et. al. "Optimization of Segmented DAC Linearity Improvement Algorithm Using Unit Cell Sorting with Digital Method", The 31st International Workshop on Post-Binary ULSI Systems (ULSIWS), (May 2022)

## Proposed "Alternate" Calibration Algorithm




### Operation example: Digital Input = 7




## Simulation Conditions

Assuming 7-bit DAC, 127 current sources are used. The current sources have mismatches. ( $\Delta I_i$ )



Mismatches vary within the range of SD [%].


SD=10 in this poster.



## Simulation Result (DNL)

DNL<sub>max</sub> = maximum(DNL<sub>1</sub>: DNL<sub>127</sub>)


DNL does not change by both of Rearrange and proposed method.



## Simulation Result (INL)


INL<sub>max</sub> = maximum(INL<sub>1</sub>: INL<sub>127</sub>)

INL is sufficiently small in Rearrange 2. The proposed method cannot reduce INL as much as Rearrange, but INL is reduced to about 0.56 if the INL of before calibration is 1.0.



## Simulation Result (Number of comparisons)

Proposed method significantly reduces the number of comparisons to less than one-tenth that of Rearrange 1




## DAC Architecture

Current comparator is used in conventional SSPA.

T. Chen, G. Gielen (KU Leuven), "A 14-bit 200-MHz Current-Steering DAC with Switching Sequence Post-Adjustment Calibration", IEEE ASSCC (Nov. 2006)

Our proposal is VCO instead of comparator.



Implementation with only digital circuit. No need for a current comparator.

## Conclusion

- Segmented current-steering DAC linearity improvement algorithm is investigated.
- Proposed "Alternate" method can...
  - ✓ reduces INL to about 0.4 – 0.6 if INL of before calibration is 1.0.
  - ✓ significantly reduces the number of comparisons during calibration.
  - ✓ reduce required memory space. If N current sources & M-bit DAC input,
    - "SSPA" and "Rearrange":  $N \times 2^M$
    - Proposed "Alternate" requires: N