IEEE 15th International Conference on ASIC Nanjing, China, Oct 25, 2023

15:45-16:15

Invited

Back to the Analog Neural Network and Linear Circuit

Haruo Kobayashi

M. Hirai, K. Otomo, S. Katayama, X. Bai, M. Chiba, Z. XuD. Yao, L. Nengvang, M. T. Tran, K. Yoshihiro, A. KuwanaT. Ooide, H. Tanimoto, Y. Gendai, J. Wei

Gunma University Kitami Institute of Technology Yibin University







Outline

- Objective of This Paper
- Dynamics of Active Resistor Network in Vision Chip
- Switched Capacitor Network ADC

Inspired by Hopfield Network

- Design and Analysis of Resistor Network DAC
- Conclusion

Outline

- Objective of This Paper
- Dynamics of Active Resistor Network in Vision Chip
- Switched Capacitor Network ADC

Inspired by Hopfield Network

- Design and Analysis of Resistor Network DAC
- Conclusion

Revisit legacy analog neural networks and explore new analog circuit areas

[RC Network Theory]

Spatial and temporal dynamics of active resistor network

[New ADC Architecture]

Hopfield Network ADC with switched capacitor circuits

[New Resistor Ladder DAC]

Motivated by the above two analog neural networks

Outline

- Objective of This Paper
- Dynamics of Active Resistor Network in Vision Chip
- Switched Capacitor Network ADC

Inspired by Hopfield Network

- Design and Analysis of Resistor Network DAC
- Conclusion

Active resistor network: positive and negative resistors

Our previous theorem:

Spatial and temporal stability conditions are equivalent for uniform active resistor network

This paper:

Investigation of spatial and temporal dynamics

for non-uniform active resistor network

Retina Chip with Positive Resistor Network

High-speed analog image-smoothing processor

7/47



Injected currents at nodes: Input image

[1] C. A. Mead, Analog VLSI and Neural Systems, Addison Wesley, 1989

Spatial Impulse Response of Retina Chip



Gaussian Chip with Active Resistor Network



Injected currents at nodes: Input image

[2] H. Kobayashi, J. L. White, A. A. Abidi, "An Active Resistor Network for Gaussian Filtering of Images", IEEE Journal of Solid-State Circuits (May 1991)

Spatial Impulse Response of Gaussian Chip



Flat-top spatial impulse response

Negative Resistor with Standard CMOS



Uniform Resistor Network for Spatial Dynamics



- Shift invariant
- Spatial transfer function can be defined

Temporal Dynamics with R, C

Capacitances are considered for temporal dynamics





Simulation Results: Spatial Temporal Stabilities



Spatially stable





Temporally stable



Temporal step response

Simulation Results: Spatial Temporal Instabilities





Spatially unstable



Spatial

impulse

response

Temporally unstable



Temporal step response

For uniform network with positive and negative resistors, spatial and temporal stability conditions are equivalent.

 [3] T. Matsumoto, H. Kobayashi, Y. Togawa,
 "Spatial Versus Temporal Stability Issues in Image Processing Neuro h ips", IEEE Trans. Neural Networks, (July 1992).

 [4] H. Kobayashi, T. Matsumoto, J. Sanekata,
 "Two-Dimensional Spatio-Temporal Dynamics of Analog Image Processing Neural Networks", IEEE Trans. Neural Networks (Oct. 1995).

How about non-uniform network ?

A part is shown in

[5] M. Chiba, et. al., "Spatial and Temporal Dynamics of Non-Uniform Active Resistor Networks" IEEE 16th International Conference on Solid-State and Integrated Circuit Technology (Oct. 2022)

Non-Uniform Resistor Network



Shift variant

Spatial transfer function CANNOT be defined

Finding 1

If there is a node where the input current is injected and its node voltage as the spatial impulse response is negative,

• the network is temporally unstable



Spatial Impulse Response

Temporally unstable

1st Nearest Connection (2)



1st Nearest Connection (3)



2nd Nearest Connection (1)



2nd Nearest Connection (2)



3rd **Nearest Connection**







Temporally Unstable

Negative

$$\begin{split} R_{0a} &= 2k\Omega, R_{0b} = 3k\Omega, R_{0c} = -0.25k, R_1 = 1k\Omega, R_{3a} = -4k\Omega \\ R_{3b} &= -3k, R_{3c} = -2k, R_{3d} = -1k\Omega, I = 10\mu A \end{split}$$

Finding 2

For all nodes,

"The input current is injected at each one node and

its node voltage as the spatial impulse response is positive",



We have found such an example by simulation Theoretical analysis is left.

3rd Nearest Connection

For all nodes, "the input current is injected at a node and its node voltage as the spatial impulse response is positive",



$$R_{0a} = 2k\Omega$$
, $R_{0b} = 3k\Omega$, $R_{0c} = -0.25k$, $R_1 = 1k\Omega$, $R_{3a} = -1k$, $R_{3b} = -2k$, $R_{3c} = -3k$, $R_{3d} = -4k\Omega$, $I = 10\mu$ A





Temporally Unstable

Finding 3

Temporal stability and instability can depend on capacitors (C) from nodes to ground.



 $R_{0a} = -1 k\Omega$, $R_{0b} = 1 k\Omega$, $R_{0c} = 0.5 k\Omega$, $R_{1a} = -1 k\Omega$, $R_{1b} = 0.5 k\Omega$, $I = 10 \mu A$,

Temporally Unstable

Unstable

Stable



Finding 4

Spatial stability cannot be defined rigorously

for a finite size of the network.



Only spatial dynamics can be discussed.

For general non-uniform active resistor network dynamics, four new properties have been found with simulation and theoretical analysis.

Their rigorous proof has NOT been completed yet.

Outline

- Objective of This Paper
- Dynamics of Active Resistor Network in Vision Chip
- <u>Switched Capacitor Network ADC</u>

Inspired by Hopfield Network

- Design and Analysis of Resistor Network DAC
- Conclusion

Hopfield Network



Hopfield Network ADC with Resistors



Internal Structure of Hopfield Network ADC



Hopfield Network ADC with Switched Capacitor Circuit



Hopfield Network ADC ----> Practical

[6] X. Bai, et. al., "Asynchronous Capacitive SAR ADC based on Hopfield Network", IEICE Electronics Express (Sept. 2022)

Chopper Comparator Usage



Only digital circuit (inverter, CMOS switch) usage

Simulation Confirmation of Basic Operation



Detailed circuit design is underway

Summary of Hopfield Network ADC

- Asymmetric Hopfield network ADC with resistors works as very fast asynchronous SAR ADC
- Huge resistors are required
 - Chip area i Very big
- Their replacement with switched capacitors
 - Chip area i Modest
 - Asynchronous SAR ADC with N comparators in parallel
 - Non-binary (redundant) configuration

Error tolerant for higher bits

Under investigation

Outline

- Objective of This Paper
- Dynamics of Active Resistor Network in Vision Chip
- Switched Capacitor Network ADC

Inspired by Hopfield Network

- Design and Analysis of Resistor Network DAC
- Conclusion

(1) Generalized Resistor Ladder DAC

Systematic construction method for general resistor ladder DAC



[7] M. Hirai, et. al., "Systematic Construction of Resistor Ladder Network for N-ary DA s," IEEE International Conference on ASIC (Oct. 2019)

[8] M. Hirai, et. al.,

"Digital-to-Analog Converter Configuration Based on Non-uniform Current Division Resistive-Ladder," International Technical Conference on Circuits/Systems, Computers and Communications (June 2021)

(2) Proposed Resistor Ladder DAC



resistor ladder DAC

For the same total currents and total resistor values, 2x gain of R-2R DAC Monte Carlo Simulation Results

For R, I variations, comparable DNL to R-2R DAC

(3) Fibonacci Sequence Weighted DAC



Redundancy

Fibonacci Sequence Weighted DAC



Fibonacci Sequence Number

Fibonacci Definition

$$F_0 = 0$$

$$F_1 = 1$$

$$F_{n+2} = F_n + F_{n+1}$$
 (n=0,1,2...)

Example of Fibonacci number



Leonardo Fibonacci (Italy:1170-1250)

Property

The closest terms ratio : "Golden Ratio"

(about 1.62 number)

$$\lim_{n \to \infty} \frac{F_n}{F_{n-1}} = 1.618033988749895$$



R-R Resistor Ladder



R-R Resistor Ladder and Fibonacci Ratio



Fibonacci Sequence Weighted DAC



[9] T. Arafune, et. al., "Fibonacci Sequence Weighted SAR AD Algorithm and its DA Topology," IEEE International Conference on ASIC (Nov. 2015).

Outline

- Objective of This Paper
- Dynamics of Active Resistor Network in Vision Chip
- Switched Capacitor Network ADC

Inspired by Hopfield Network

- Design and Analysis of Resistor Network DAC
- Conclusion

Conclusion

- Spatial and temporal dynamics of active resistor network in vision chip have close relationships.
- Hopfield Network ADC becomes practical using switched capacitor circuits
- Motivated by the above, new resistive ladder DACs have been investigated.

Legacy analog neural networks can explore new analog circuit.