

DWA Algorithm for Band-Pass $\Delta\Sigma$ DAC with Ternary Unit Cells

Jun-ya Kojima Nene Kushita Masahiro Murakami
Anna Kuwana Haruo Kobayashi

中国の研究者を
驚かす

Gunma University, Japan



Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

- DWA*Algorithm (* Data-Weighted Averaging)

◆ Simulation Verification

- Binary, Ternary DWA Overview

- $\Delta\Sigma$ DA Converter : HP type

- $\Delta\Sigma$ DA Converter : BP type

◆ Conclusion

Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

- DWA*Algorithm (* Data-Weighted Averaging)


◆ Simulation Verification

- Binary, Ternary DWA Overview
- $\Delta\Sigma$ DA Converter : HP type
- $\Delta\Sigma$ DA Converter : BP type

◆ Conclusion

Research Background


Analog signal



Continuous signal

Physical quantity existing in nature

Digital signal



Discrete signal



Binary number

ADC

DAC


- $\Delta\Sigma$ Digital-to-Analog Converter ($\Delta\Sigma$ DAC) → **Required**
 - Mostly digital circuit
 - High-resolution , High-linearity
 - DC signal , low frequency signal generation

$\Delta\Sigma$ Digital to Analog Converter (Low Pass)



<Usage>

- Electric measurement
- Audio system




Noise




decrease at low frequency

Introduction to Ternary




Forces

Binary $\Rightarrow$ + and 0 value





Ternary $\Rightarrow$ +, - and 0 value





Reasons for Ternary Usage

● Comparison

8 current sources



Binary unit cell → 1-bit





Ternary unit cell → 1.5-bit

Ternary →

Higher resolution for given current sources
Smaller number of current sources for given resolution

Multi-bit DAC Operation of Ternary (1/3)



DAC input = **+3**



Digital	V_{out}
+3	$+[3I + e_0 + e_1 + e_2] R$
0	
-2	

$$\left[\begin{array}{l} \text{current } I_k = I + e_i \\ e_i : \text{Variation in current cell} \end{array} \right]$$



Multi-bit DAC Operation of Ternary (2/3)



Digital	V_{out}
+3	$+ [3I + e_0 + e_1 + e_2] R$
0	0
-2	

$$\left(\begin{array}{l} \text{current } I_k = I + e_i \\ e_i : \text{Variation in current cell} \end{array} \right)$$


Multi-bit DAC Operation of Ternary (3/3)



Digital	V_{out}
+3	$+ [3I + e_0 + e_1 + e_2] R$
0	0
-2	$- [2 \times I + e_0 + e_1] R$


$$\left(\begin{array}{l} \text{current } I_k = I + e_i \\ e_i : \text{Variation in current cell} \end{array} \right)$$

Nonlinearity Problem of Multi-bit $\Delta\Sigma$ DAC



Ideal DAC

Real DAC



Merit

- Quantization error $\Rightarrow$ Decrease
- Performance of following analog filter $\Rightarrow$ Ease

Nonlinearity Problem


- Characteristics mismatches among multiple unit cell $\Rightarrow$ **Nonlinearity problem**

Multi-bit DAC of Ternary (1/2)

◆ Segment type DAC of ternary

DAC input = **+3** $V_{out} = V_+ - V_-$

$$= +[3 \times I + e_0 + e_1 + e_2] R$$




Current source in DAC

✓ **Ideal** $\Rightarrow$ All equal

✓ **Real** $\Rightarrow$ Process **variation** on manufacturing

$$\left[\text{current } I_k = I + e_i \right]$$



Unit cell **mismatch**
 $\Rightarrow$ Accumulation


e_i

Multi-bit DAC of Ternary (2/2)

◆ Segment type DAC of ternary

DAC input = **-2** $V_{out} = V_+ - V_-$

$$= -[2 \times I + e_0 + e_1] R$$




Current source in DAC

✓ **Ideal** ⇒ All equal

✓ **Real** ⇒ Process **variation** on manufacturing

$$\left[\text{current } I_k = I + e_i \right]$$



Unit cell **mismatch**
⇒ Accumulation

e_i

Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

➤ DWA*Algorithm (* Data-Weighted Averaging)

◆ Simulation Verification

➤ Binary, Ternary DWA Overview

➤ $\Delta\Sigma$ DA Converter : HP type

➤ $\Delta\Sigma$ DA Converter : BP type

◆ Conclusion

Unit Cell Current Average I

Unit cell current average : $I = \frac{1}{8}(I_0 + I_1 + I_2 + I_3 + I_4 + I_5 + I_6 + I_7)$

$$I_0 = I + e_0 \quad \rightarrow \text{total sum}$$

$$I_1 = I + e_1$$

$$I_2 = I + e_2$$

$$I_3 = I + e_3$$

$$I_4 = I + e_4$$

$$I_5 = I + e_5$$

$$I_6 = I + e_6$$

$$I_7 = I + e_7$$

$$\begin{aligned} &(I_0 + I_1 + I_2 + I_3 + I_4 + I_5 + I_6 + I_7) \\ &= 4I + (e_0 + e_1 + e_2 + e_3 + e_4 + e_5 + e_6 + e_7) \end{aligned}$$

$$I =$$


$$\begin{aligned} &\frac{1}{4}(I_0 + I_1 + I_2 + I_3 + I_4 + I_5 + I_6 + I_7) \\ &- \frac{1}{4}(e_0 + e_1 + e_2 + e_3 + e_4 + e_5 + e_6 + e_7) \end{aligned}$$

0

mismatch : e_k

DWA Techniques


w/o DWA



- Errors are flat in spectrum



w/ DWA LP type



- Spectrum of errors are low-pass shaped.

Multi-bit DAC of Ternary and DWA I (1/2)

◆ DWA* type DAC of ternary (*Data-Weighted Average)



DAC input = **+3**

$$V_{out} = V_+ - V_-$$

$$= +[3 \times I + e_0 + e_1 + e_2] R$$


$$[3I + e_0 + e_1 + e_2]R$$

※ In order Switch ON in turn



Positive Voltage
negative Voltage

Cell number



Distribute unit cell mismatch
⇒ Averaging

➡ Improve linearity

Multi-bit DAC of Ternary and DWA I (2/2)



◆ DWA* type DAC of ternary (*Data-Weighted Average)

DAC input = **-2** $V_{out} = V_+ - V_-$


$$= -[2 \times I + e_3 + e_4] R$$

$$-[2I + e_3 + e_4] R$$

※ In order Switch ON in turn



— Positive Voltage
 — negative Voltage



Distribute unit cell mismatch
 ⇒ Averaging

➡ Improve linearity


Multi-bit DAC of Ternary and DWA II (1/3)

◆ DWA* type DAC of ternary (*Data-Weighted Average)

DAC input = **+3**


$$V_{out} = V_+ - V_-$$

$$= +[3 \times I + e_0 + e_1 + e_2] R$$




Positive Voltage
negative Voltage

Cell number



Distribute unit cell mismatch
⇒ Averaging

➡ Improve linearity



Back and forth

Multi-bit DAC of Ternary and DWA II (2/3)



◆ DWA* type DAC of ternary (*Data-Weighted Average)

DAC input = **-2** $V_{out} = V_+ - V_-$

$$= -[2 \times I + e_1 + e_2] R$$


$$-[2I + e_1 + e_2] R$$

※ In order Switch ON in turn



Positive Voltage
negative Voltage

Cell number



Distribute unit cell mismatch
 $\Rightarrow$ Averaging



Improve linearity

Back and forth

Multi-bit DAC of Ternary and DWA II (3/3)

◆ DWA* type DAC of ternary (*Data-Weighted Average)



DAC input = **+6**

$$V_{out} = V_+ - V_-$$

$$= +[6 \times I + e_1 + \dots + e_6] R$$


$$[6I + e_1 + \dots + e_6] R$$

※ In order Switch ON in turn



Positive Voltage
negative Voltage

Cell number




Distribute unit cell mismatch
⇒ Averaging

➡ Improve linearity

Back and forth


DWA type I (Pointer)

1 Pointer



	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
+3	→	→	→					
-2			↙	→	→			
+6	→	→	→		↙	→	→	→
+4			↙	→	→	→	→	
+1							↙	→
-7	→	→	→	→	→	→	→	↙
+5	→	→	→	→			↙	→



2 Pointers





	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
+3	→	→	→					
-2	→	→	↙					
+6	→	↙	↙	→	→	→	→	→
+4	↙	↙	→	→	→	→		
+1	↙	→				↙		
-7	↙	↙	↙	↙	↙	↙	↙	→
+5		↙	→	→	→	→	→	

DWA type II (Pointer)

1 Pointer



2 Pointers



Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

➤ DWA*Algorithm (* Data-Weighted Averaging)

◆ Simulation verification

➤ Binary, Ternary DWA Overview

➤ $\Delta\Sigma$ DA Converter : HP type

➤ $\Delta\Sigma$ DA Converter : BP type

◆ Conclusion

Binary, Ternary DWA Overview

Signal Band	Value	Number (N) of Signal Bands	DWA type
LP	Binary	1	I
	Ternary	1	I
HP	Binary	1	II
	Ternary	1	I
BP	Binary	2	II
	Binary	4	II
	Ternary	2	I
	Ternary	4	I

New Findings

Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

➤ DWA*Algorithm (* Data-Weighted Averaging)

◆ Simulation verification

➤ Binary, Ternary DWA Overview

➤ $\Delta\Sigma$ DA Converter : HP type



➤ $\Delta\Sigma$ DA Converter : BP type

◆ Conclusion


High-Pass $\Delta\Sigma$ DAC (Binary)

- High-pass (HP) $\Delta\Sigma$ DAC (N=1)

Segmented DAC with **binary** unit cells



< DWA type I >




< DWA type II >


High-Pass $\Delta\Sigma$ DAC (Binary)

● High-pass (HP) $\Delta\Sigma$ DAC (N=1)

Segmented DAC with **binary** unit cells




$\sigma = 0.1\%$



Good Algorithm

- noise-shaping
- Reduced noise





< DWA type II >


High-Pass $\Delta\Sigma$ DAC (Ternary)

- High-pass (HP) $\Delta\Sigma$ DAC (N=1)

Segmented DAC with **ternary** unit cells



< DWA type I >




< DWA type II >

High-Pass $\Delta\Sigma$ DAC (Ternary)


● High-pass (HP) $\Delta\Sigma$ DAC (N=1)

Segmented DAC with **ternary** unit cells




Good Algorithm

- noise-shaping
- Reduced noise



< DWA type I >



Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

➤ DWA*Algorithm (* Data-Weighted Averaging)

◆ Simulation verification

➤ Binary, Ternary DWA Overview



➤ $\Delta\Sigma$ DA Converter : HP type

➤ $\Delta\Sigma$ DA Converter : BP type


◆ Conclusion

Band-Pass $\Delta\Sigma$ DAC (Binary)

- Band-pass (BP) $\Delta\Sigma$ DAC (N=2)
segmented DAC with **binary** unit cells



< DWA type I >






< DWA type II >

Band-Pass $\Delta\Sigma$ DAC (Binary)


● Band-pass (BP) $\Delta\Sigma$ DAC (N=2)

Segmented DAC with **binary** unit cells



Good Algorithm



▪ noise-shaping




Band-Pass $\Delta\Sigma$ DAC (Binary)

● Band-pass (BP) $\Delta\Sigma$ DAC (N=4)

Segmented DAC with **binary** unit cells



< DWA type I >






< DWA type II >

Band-Pass $\Delta\Sigma$ DAC (Binary)


● Band-pass (BP) $\Delta\Sigma$ DAC (N=4)

Segmented DAC with **binary** unit cells



Good Algorithm

▪ noise-shaping





< DWA type II >


Band-Pass $\Delta\Sigma$ DAC (Ternary)

● Band-pass (BP) $\Delta\Sigma$ DAC (N=2)

Segmented DAC with **ternary** unit cells



< DWA type I >




< DWA type II >

Band-Pass $\Delta\Sigma$ DAC (Ternary)


● Band-pass (BP) $\Delta\Sigma$ DAC (N=2)

Segmented DAC with **ternary** unit cells




Good Algorithm


▪ noise-shaping



< DWA type I >





$\sigma = 0.1\%$




Band-Pass $\Delta\Sigma$ DAC (Ternary)

● Band-pass (BP) $\Delta\Sigma$ DAC (N=4)

Segmented DAC with **ternary** unit cells



< DWA type I >




< DWA type II >

Band-Pass $\Delta\Sigma$ DAC (Ternary)




● Band-pass (BP) $\Delta\Sigma$ DAC (N=4)

Segmented DAC with **ternary** unit cells



Good Algorithm

▪ noise-shaping



Outline

◆ Research Background

◆ $\Delta\Sigma$ DA Converter

➤ DWA*Algorithm (* Data-Weighted Averaging)

◆ Simulation verification

➤ Binary, Ternary DWA Overview

➤ $\Delta\Sigma$ DA Converter : HP type

➤ $\Delta\Sigma$ DA Converter : BP type

◆ Conclusion

Conclusion

● HP, BP multi-bit $\Delta\Sigma$ DACs

- In case HP, BP $\Delta\Sigma$ DACs with **ternary** unit cells, **DWA type I** with pointers alternately used is effective.

