Master degree presentation January 16<sup>th</sup>, 2023

#### Study on Incremental/ Delta-Sigma/ Folding ADCs, and Relaxation DAC





#### Division of Electronics & Informatics, Faculty of Science and Technology

Supervisor

Prof. Haruo Kobayashi

Presenter Nengvang Lengkhang

> Kobayashi Lab. Gunma University

## What's ADC and DAC ?



- Natural signals are analog signals
- Digital signals are suitable for signal processing

ADC and DAC interface circuits are important

#### **Research Motivation**



3/69

4/69

- 1. Self-Calibration of Two Reference Voltages Ratio for Two-step Incremental Delta-Sigma ADC
- 2. Extended Leslie-Singh Architecture of 1<sup>st</sup> order Delta-Sigma ADC Modulator with Multi-bit DAC
- 3. Relaxation DAC with Positive and Negative Polarity Output using High-Pass Filter

3-1. Conventional ReDAC with LPF

- Operation principle
- Simulation verification
- 3-2. Proposed ReDAC with HPF
  - Operation principle
  - Simulation verification
- 3-3. Conclusion

#### 3-1. Conventional ReDAC with LPF

#### - Operation principle

- Simulation verification

#### 3-2. Proposed ReDAC with HPF

- Operation principle
- Simulation verification

**3-3**. Conclusion



P. S. Crovetti, R. Rubino and F. Musolino, "Relaxation digital-to-analogue converter," in Electr. Letters, 2019.R. Rubino, et al. "Design of Relaxation digital-to-analogue Converters for IoT Applications in 40nm CMOS," APCCAS 2019.



P. S. Crovetti, R. Rubino and F. Musolino, "Relaxation digital-to-analogue converter," in Electr. Letters, 2019. R. Rubino, et al. "Design of Relaxation digital-to-analogue Converters for IoT Applications in 40nm CMOS," APCCAS 2019.

#### 3-1. Conventional ReDAC with LPF

- Operation principle
- Simulation verification

## 3-2. Proposed ReDAC with HPF

- Operation principle
- Simulation verification

**3-3**. Conclusion

## Simulation verification



Digital input N		Analog output @
Decimal	Binary $(b_4b_3b_2b_1b_0)$	<i>V<sub>C</sub></i> (5 <i>T</i> ) <b>[V]</b>
1	00001	0.03125
2	00010	0.06250
4	00100	0.12500
5	00101	0.15631
7	00111	0.21887
8	01000	0.25000
16	10000	0.50000



Analog output is proportional to the digital input data N

- × Analog output generates with only positive polarity
- × Negative digital input data is not available

3-1. Conventional ReDAC with LPF

- Operation principle
- Simulation verification

### **3-2**. Proposed ReDAC with HPF

- Operation principle
- Simulation verification

**3-3**. Conclusion



$$N = -b_{n-1}2^{n-1} + \sum_{i=0}^{n-1} b_i 2^i$$

**Example**: N=-11 (10101 binary)





The final resistor voltage is the result of the conversion

$$V_{R}(nT) = -V_{DD} \left( -b_{n-1}e^{\frac{(n-1)T}{\tau}} + \sum_{i=0}^{n-2} b_{i}e^{\frac{(n-i-1)T}{\tau}} \right) \qquad \text{ReDAC condition}$$

$$e^{-\frac{T}{\tau}} = \frac{1}{2} \Rightarrow T = \tau \cdot \log 2$$

$$V_{R}(nT) = -\frac{V_{DD}}{2^{n}} \left( -b_{n-1}2^{n-1} + \sum_{i=0}^{n-2} b_{i}2^{i} \right)$$

$$= -\frac{N}{2^{n}} \cdot V_{DD}$$
Output Voltage proportional to N

#### 3-1. Conventional ReDAC with LPF

- Operation rinciple
- Simulation verification

#### 3-2. Proposed ReDAC with HPF

- Operation principle
- Simulation verification
- **3-3**. Conclusion

## Simulation verification



## **Simulation Verification**



Analog output is proportional to the digital input data N

- Analog output generates with both positive and negative polarity
- ✓ Input data is available for two's implement format

#### 3-1. Conventional ReDAC with LPF

- Operation principle
- Simulation verification

#### 3-2. Proposed ReDAC with HPF

- Operation principle
- Simulation verification
- **3-3**. Conclusion

#### Conclusion

Proposed ReDAC with HPF

- $\checkmark$  Analog output is proportional to digital Input.
- Output generates both positive and negative polarity
- ✓ Two's complement format is usable for input

Future work:

Prototype implementation and performance evaluation

## List of publications

#### Journal paper

 Lengkhang Nengvang, Shogo Katayama, Anna Kuwana, Kazufumi Naganuma, Kiyoshi Sasai, Akihisa likura, Akira Asao, Takuya Watanabe, Katsuaki Morishita, Haruo Kobayashi, "Relaxation DAC with Positive and Negative Polarity Output using High-Pass Filter," IEICE Electronics Express (Advance online publication: January 17, 2023)