

A Time-to-Digital Converter with Small Circuitry

Kazuya Shimizu, Masato Kaneta,
Shigeyuki Nishimura, HaiJun Lin,
Haruo Kobayashi, Nobukazu Takai

Gunma University

Masao Hotta

Musashi Institute of Technology



Development of new architecture
for a time-to-digital converter
with

- fine time resolution
- high linearity
- small circuitry
- low power.

TDC (Time-to-Digital-Converter)


3

Time interval measurement Digital output




Structure of Basic TDC


4



Operation of Basic TDC



Timing chart



Encoder


Thermometer code binary code

1LSB = tau1


(Minimum value depends on CMOS process rule)

Structure of Vernier Delay Line TDC

6



Operation of Vernier Delay Line TDC




$$\tau = (\tau_1 - \tau_2) \times M$$

1LSB = $\tau_1 - \tau_2$ fine time resolution

buffer delay difference

Structure of Proposed TDC


8



Operation of Proposed TDC

- In case of 20ps delay

Time resolution: 10ps



$\tau_1 = 30\text{ps}$


$\tau_2 = 20\text{ps}$

(90nm CMOS)

Operation of Proposed TDC

- In case of 30ps delay

Time resolution: 10ps



$$\tau_1 = 30\text{ps}$$


$$\tau_2 = 20\text{ps}$$

(90nm CMOS)

Operation of Proposed TDC

- In case of 50ps delay

Time resolution: 10ps



$$\tau_1 = 30\text{ps}$$


$$\tau_2 = 20\text{ps}$$

(90nm CMOS)

Operation of Proposed TDC

- In case of 60ps delay

Time resolution: 10ps



$\tau_1 = 30\text{ps}$


$\tau_2 = 20\text{ps}$

(90nm CMOS)

Operation of Proposed TDC

- In case of 70ps delay

Time resolution: 10ps



$$\tau_1 = 30\text{ps}$$


$$\tau_2 = 20\text{ps}$$

(90nm CMOS)

Operation of Proposed TDC

- In case of 140ps delay

Time resolution: 10ps



$\tau_1 = 30ps$

$\tau_2 = 20ps$

(90nm CMOS)

Comparison among TDC Architectures ¹⁶

	Basic TDC	Vernier Delay Line TDC	Proposed TDC
Time resolution	τ_2 20ps	$\tau_1 - \tau_2$ 10ps	$\tau_1 - \tau_2$ 10ps
# of delay buffers	19	38	19


τ_1 : 30ps τ_2 : 20ps

Input range : 0 - 200ps


Proposed TDC Circuit Design

Specification


Vdd:1.8V
Time resolution:100ps
5bit output
TSMC 0.18um CMOS process



Unit cell



Latched Comparator Circuit




Latched Comparator Truth Table

start	stop	out	$\overline{\text{out}}$
L	L	H	H
L	H	L	H
H	L	H	L
H	H	Hold	Hold

Proposed TDC Layout


Process: TSMC 0.18um CMOS (1P6M)

- Vdd:1.8[V]
- 5bit output
- time interval:100ps




Proposed TDC Chip Photo

)




Measurement Set up

Pulse generator
Hewlett Packard 8110A




Oscilloscope
Infinium
1.5GHz 8Gsanp/s





Stop signal
Start signal

Power supply
KIKUSUI
PMC18-5A 2.2V



Logic analyzer
Hewlett Packard
1663C




Latched Comparator Output Waveform 22


Latched Comparator
Truth Table

start	stop	out	$\overline{\text{out}}$
L	L	H	H
L	H	L	H
H	L	H	L
H	H	Hold	Hold


Faster
Stop




Faster
Start



Whole TDC Measurement Results



- We have proposed a TDC architecture with small circuitry.
- We have designed and laid out a prototype TDC.
- We have measured the prototype TDC
 Its principle is confirmed.