Kiichi Niitsu @ Gunma Univerisity –{•¶‚ÖƒWƒƒƒ“ƒv
ƒvƒƒtƒB[ƒ‹


V’à ˆ¨ˆêi‚É‚¢‚ ‚«‚¢‚¿j -Œ¤‹†•ª–ì‚Æ˜A—æ

@—ª—ðF@

2002 - 2006”N Œcœä‹`m‘åŠw—HŠw•”“dŽqHŠw‰È
2006 - 2008”N Œcœä‹`m‘åŠw‘åŠw‰@—HŠwŒ¤‹†‰È‘‡ƒfƒUƒCƒ“HŠwêUCŽm‰Û’ö
2008 - 2010”N Œcœä‹`m‘åŠw‘åŠw‰@—HŠwŒ¤‹†‰È‘‡ƒfƒUƒCƒ“HŠwêUŒãŠú”ŽŽm‰Û’ö
2008 - 2010”N “ú–{ŠwpU‹»‰ï “Á•ÊŒ¤‹†ˆõ (DC1)
2008 - 2010”N ƒOƒ[ƒoƒ‹COEƒvƒƒOƒ‰ƒ€uƒAƒNƒZƒX‹óŠÔŠî”ÕŽx‰‡‹Zp‚Ì‚“x‘Û˜AŒgv ƒŠƒT[ƒ`EƒAƒVƒXƒ^ƒ“ƒg

2008 - 2010”N Œcœä‹`m擱Œ¤‹†ƒZƒ“ƒ^[ ‹¤“¯Œ¤‹†ˆõ
2010”N- ‘—§‘åŠw–@lŒQ”n‘åŠw‘åŠw‰@HŠwŒ¤‹†‰È@•‹³



@Œ¤‹†•ª–ìF@ƒAƒiƒƒOWωñ˜HAƒfƒBƒWƒ^ƒ‹Wωñ˜HA‚Žü”g‰ñ˜HA
@@@ @@@@@@@@@–³ü’ÊM‰ñ˜HAAD•ÏŠ·‰ñ˜HA“dŒ¹‰ñ˜HA’á“d—͉»‹ZpAƒeƒXƒg—eˆÕ‰»‹Zp


@Š‘®F@ŒQ”n‘åŠw‘åŠw‰@HŠwŒ¤‹†‰È“d‹C“dŽqHŠwêU@
î•ñ’ÊMƒVƒXƒeƒ€•ª–ì@î•ñ’ÊMƒVƒXƒeƒ€‘æ‚QŒ¤‹†Žºi¬—ÑŒ¤‹†Žºj


@Š‘®Šw‰ïF@ IEEEA“dŽqî•ñ’ÊMŠw‰ï

’S“–u‹`F“dŽ¥‹CŠw‰‰KiŠw•”2”N@‘OŠú@‹à—j‚PE‚QŽžŒÀj

<Biography>
Kiichi Niitsu was born in Japan, in 1983. He received the B.S. degree summa cum laude, M.S. and Ph.D. degrees in electrical engineering from Keio University, Yokohama, Japan, in 2006, 2008 and 2010, respectively. He is currently an Assistant Professor at Gunma University, Kiryu, Japan. Since 2005, he was engaged in a research on the low-power circuit design in the inductive-coupling inter-chip interface for high-performance, low-power 3D system integration and the high-speed yet low-power circuit design for short-range inter-chip communication. His current research interest lies in the low-power and high-speed technologies for analog and mixed-signal VLSI circuits.
From 2008 to 2010, Dr. Niitsu was a Research Fellow of the Japan Society for the Promotion of Science (JSPS), a Research Assistant of the Global Center of Excellence (GCOE) Program at Keio University and a Collaboration Researcher of the Keio Advanced Research Center (KARC). In 2007, he was with Renesas Technology Corporation studying circuit design of inter-chip interface for low-power VLSI circuits.
He received the 2006 excellent graduation thesis award from the Department of Electronics and Electrical Engineering in Keio University, the 2006 KEIO KOUGAKUKAI Award from KEIO KOUGAKUKAI, the 2007 INOSE Science Promotion Award from the Foundation of Electrical, Electronics, and Information Science Promotion, the 2008 IEEE SSCS Japan Chapter Young Researcher Award and the 2009 IEEE SSCS Japan Chapter Academic Research Award both from IEEE Solid-State Circuits Society Japan Chapter, the Best Student Paper Award from Keio University GCOE Program and IEEE Tokyo Section, and the 2008 FUJIWARA Award from the FUJIWARA foundation. He is awarded as a Distinguished Research Assistant of the Global COE Program (GCOE-DRA) in 2009. He was awarded as an SDC Certificate at the student design contest in 2008 IEEE Asian Solid-State Circuits Conference (A-SSCC). He served as a student committee in the 2009 VDEC Designers Forum and served as the 2009 student Technical Program Committee in the IEICE ICD Technical Meeting for Young Engineers and Researchers. He is a member of IEEE and IEICE (the Institute of Electronics, Information and Communication Engineers of Japan).